

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	97	("5712858" "4764026" "5450203" "5886922" "6014032" "6211685" "6211685" "6232143" "3599093" "3848188" "3832632" "4096348" "4312117" "4423376" "4585991" "4786867" "4845426" "4862077" "4887351" "4892122" "4908571" "4934064" "5070297" "5177439" "5189363" "5207585" "5225037" "5228776" "5347145" "5376235" "5380401" "5394100" "5399983" "5486770" "5528158" "5600236" "5600137" "5691570" "5693565" "5773986" "5867032" "5888075" "5953306" "5952843" "5959460" "5982182" "6020747" "6019663" "6023103" "6028437").pn. ("6040700" "6048750" "6059982" "6059982" "6075373" "6096567" "6107813" "6114864" "6121784" "6127831" "6137296" "6160415" "6168974" "6170116" "6201402" "6211960" "6211960" "6229327" "6254469" "6257958" "6287765" "6305230" "6336269" "6417673" "6426638" "6433571" "6468098" "6507207" "6552556" "6590294" "6605951" "6617863" "6617865" "6623345" "6724204" "6759258" "6771084" "6777966" "6900646" "6927079" "7053639" "5561377" "6093930" "6130544" "4800652" "5659255" "5869975" "5973505" "5019771" "5264788").pn.	US-PGPUB; USPAT; USOCR	OR	ON	2006/08/03 14:05
S2	20	("5055778" "5289631" "5513430" "5604446" "5625298" "5642056" "5804983" "5808474" "5828225" "6075373" "6292007" "6359456" "6426636" "6426637" "6426639" "6551844" "6552555" "6597187" "6621260" "6621710").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/08/03 14:27
S3	96	S1 not S2	US-PGPUB; USPAT; USOCR	OR	ON	2006/08/03 14:27
S4	1	"20040217769"	US-PGPUB; USPAT	OR	OFF	2006/08/03 14:39

EAST Browser - L2: (20) ("5055778")... | US 6359456 B1 | Tag: S | Doc: 9/20 | Format: FULL

File Edit View Tools Window Help

U.S. Patent Mar. 19, 2002 Sheet 6 of 6 US 6,359,456 B1

FIGURE 9A

FIGURE 9B

FIGURE 9C

FIGURE 8

(FIG. 1). In addition, a membrane 18D physically and electrically connects the interconnect substrate 16 to test circuitry 44 substantially as previously described. The leveling mechanism 104A includes a leveling plate 110 and leveling screws 106A. As shown in FIG. 7F, three leveling screws 106A are arranged in a triangular pattern and threadably engage mating threaded openings in the leveling mechanism 104A. The leveling screws 106A permit the planarity of the contact members 20 to be adjusted with respect to a plane of the wafer 12 (FIG. 1). This allows the interconnect substrate 16 to be easily installed or replaced as required, without requiring the probe handler chuck to be replanarized. If desired the leveling screws 106A can be pivotably mounted to the leveling mechanism 104A using ball joints (not shown) or similar members.

(43) Referring to FIG. 8, a system 82 constructed in accordance with the invention is shown. The system 82 includes a testing apparatus 78 in the form of a conventional wafer probe handler or similar apparatus. One suitable wafer probe handler is manufactured by Electroglass and is designated a Model 4080. The testing apparatus 78 is in electrical communication with or includes the test circuitry 44. The test circuitry 44 is adapted to send and receive test signals 84 for testing the integrated circuits on the wafer 12. The testing apparatus 78 can also include an optical or mechanical alignment system for aligning the contact locations 15 (FIG. 4) on the wafer 12 to the contact members 20 on the interconnect substrate 16.

(44) In addition, the testing apparatus 78 can include the pogo pins 42 in the conductive path from the test circuitry 44. The testing apparatus 78 can also include the probe card fixture 22. Still further, the testing apparatus 78 can include the force applying mechanism 32 for applying pressure to bias the interconnect substrate 16 against the wafer 12.

(45) The probe card 10 includes the membrane 18 and the interconnect substrate 16. The membrane 18 can be attached to the probe card fixture 22 as previously described. In addition, the interconnect substrate 16 can be attached to the membrane 18 also as previously described. The contact members 20 on the interconnect substrate are configured to penetrate the contact locations 15, on the wafer 12 to a limited penetration depth.

(46) Referring to FIGS. 9A-9C, a method for forming the raised contact members 20 using an etching process is shown. In the process illustrated in FIGS. 9A-9C, the interconnect substrate 16 comprises silicon or other etchable semiconductor material.

(47) Initially, as shown in FIG. 9A, the penetrating projections 48 can be formed by forming a mask (not shown) on the substrate 16 and then

EAST Advanced Find

Find what:	Direction	Match word	Look in	Match case
16	<input type="radio"/> Up	<input type="radio"/> Whole	<input type="radio"/> Grid	<input type="checkbox"/> Match case
	<input type="radio"/> Down	<input type="radio"/> Part	<input type="radio"/> Documents	<input type="button" value="Close"/>
				<input type="button" value="Help"/>

nt with
d and test system 324/
conductor wafers
d assembly 324/
n device for 324/
g a semiconductor

* 16 comprises silicon (of ~~wafer 12~~)

* 20 pad

Feb
10/7/4631




FIG. 36




FIG. 37




FIG. 38

